





F I G. 1

(method of generating test sequence for delay fault)




F I G. 2

(method of simulating delay fault)



F I G. 3

(generating test sequence for delay fault)



F I G. 4





FIG. 5



## FIG. 6

(operation of delay-fault test sequence generation)




FIG. 7




FIG. 8




FIG. 9




FIG. 10






FIG. 11



F I G. 12



F I G. 13 P R I O R A R T




FIG. 14 PRIOR ART

